
**FIG..2**










FIG. 4B

FIG. 4A

FIG. 4B

FIG. 4


**FIG. 5**

FIG.\_6




FIG.\_6A










FIG. 6B

**FIG.\_6C**

**FIG. 7**



**FIG. 8B**








FIG.\_8C




**FIG. 10****FIG. 10A**







Data Path Instance Pin Locations

**FIG.\_11**




FIG.\_12

FIG.\_12A

Top Level Floor Plan

1200

LSI\_SCAN\_IN[2:0]

Data path instance pins:

TxD\_ECC\_EN[#]  
TxD\_ECC\_TERM[#]  
TxD\_ECC\_RCV[#]

RxD\_ECC\_PCI[#]  
TxD\_ECC[#]  
RxD\_ECC\_DDR[#]  
RxD\_ECC\_SDR[#]  
TxD\_ECC[#]  
RxD\_ECC\_DDR[#]

Scan input routing
TX_DATA0
RX_DATA0

AD\_ECC\_EN[0]  
AD\_ECC\_OUT[0]  
AD\_ECC\_TERM[0]  
AD\_ECC\_RCV[0]  
AD\_ECC\_IN[0]



21 / 21

Control and clock  
instance pins:

TxCBE\_EN[#]  
TxCBE\_TERM[#]  
TxCBE\_RCV[#]

RxCBE\_PCI[#]  
TxCBE[#]  
RxCBE\_DDR[#]  
RxCBE\_SDR[#]

STROBE\_N  
SEL\_TX\_LOOP  
ENABLE\_RX\_FIFO  
SEL\_TX\_DDR  
SEL\_TX\_PCI


LSI\_SCAN\_MODE  
LSI\_SCAN\_SETRESETIN  
TX\_RESET\_N  
TX\_CCM\_CLK  
TX\_SSM\_CLK  
LSI\_SCAN\_ENABLE  
RX\_RESET\_N  
INIT\_RX\_FIFO\_N  
RX\_CCM\_CLK

Data path instance pins:

TxD\_ECC\_EN[#]  
TxD\_ECC\_TERM[#]  
TxD\_ECC\_RCV[#]

RxD\_ECC\_PCI[#]  
TxD\_ECC[#]  
RxD\_ECC\_DDR[#]  
RxD\_ECC\_SDR[#]  
TxD\_ECC[#]  
RxD\_ECC\_DDR[#]

LSI\_SCAN\_OUT[2:0]  
LSI\_SCAN\_OUT\_LD[2:0]




AD\_ECC\_EN[9]  
AD\_ECC\_OUT[9]  
AD\_ECC\_TERM[9]  
AD\_ECC\_RCV[9]  
AD\_ECC\_IN[9]

CBE\_\_EN[0]  
CBE\_\_OUT[0]  
CBE\_\_TERM[0]  
CBE\_\_RCV[0]  
CBE\_\_IN[0]

CBE\_\_EN[1]  
CBE\_\_OUT[1]  
CBE\_\_TERM[1]  
CBE\_\_RCV[1]  
CBE\_\_IN[1]

AD\_ECC\_EN[10]  
AD\_ECC\_OUT[10]  
AD\_ECC\_TERM[10]  
AD\_ECC\_RCV[10]  
AD\_ECC\_IN[10]

•  
•  
•



AD\_ECC\_EN[19]  
AD\_ECC\_OUT[19]  
AD\_ECC\_TERM[19]  
AD\_ECC\_RCV[19]  
AD\_ECC\_IN[19]

**FIG. 12B**